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if their application is limited to small and 
compact areas as for economic reasons 
and integration related difficulties it is not 
practical to have them over the large areas. 
As a result, the printed devices and circuits 
based on nanostructures (NSs) of high-
mobility materials such as Si nanowires 
(NWs), Si nanoribbons (NRs), carbon nano-
tubes (CNTs), GaAs NWs, etc. have been 
explored.[12–14] The excellent performance 
(e.g., high mobility and On/Off ratio) 
offered by some of the NS-based devices is 
summarized in Table 1. A major challenge 
with NSs based devices is that some of the 
critical fabrication steps (e.g., NSs fabrica-
tion/growth, doping, high-k dielectric depo-
sition) require high-temperatures that are 
incompatible with the flexible substrates 
such as plastics.
Currently, the popular method to 
address this issue is to transfer print NSs 
from the native or growth substrates to 
the receiving flexible substrate using a stamp or career sub-
strate.[12,15,16] Since the high temperature fabrication steps 
are carried out before transfer (i.e., when NSs are still on the 
native or growth substrates), this method decouples the high 
temperature process steps from the low-temperature steps 
(e.g., metallization) that are carried out after transfer to realize 
devices on flexible substrates, as shown in Figure 1. Previous 
works have carried out most of the steps, including high tem-
perature dielectric deposition which yielded good device charac-
teristics,[17,18] before transfer printing. Transfer printing of such 
fully formed field effect transistors (FETs) increases the process 
complexities which also raises the technology cost. An alter-
native method is to use substrates such as metal foils, which 
can withstand higher processing temperatures. However, addi-
tional fabrication steps such as insulation on foils increase the 
cost of fabrication and for this reason manufacturing through 
low-temperature processing steps is preferred. The low-tem-
perature processing keeps the transfer printing process highly 
robust and could aid fabrication of FETs over large area flexible 
substrates as it is compatible with methods such as roll-to-roll 
technology. Thus, key challenge is to develop high-performance 
NRFET by dielectric deposition preferably at room temperature 
(RT). Many experimental techniques, such as atomic layer depo-
sition (ALD), low-pressure chemical vapor deposition (LPCVD), 
plasma-enhanced (PE)-CVD, inductively coupled plasma (ICP)-
CVD, e-beam evaporation, etc., have been successfully used 
to develop high quality dielectric films in the past.[19] ALD 
and LPCVD techniques typically use growth temperatures in 
Si-nanoribbon-based high-performance field-effect transistors (FETs) with 
room temperature (RT)-deposited dielectric are presented. The distinct fea-
ture of these devices is that the high-quality SiNx dielectric deposition at RT, 
directly on the transfer-printed nanoribbons, is compatible with most flexible 
substrates. The performance of these FETs (mobility ≈656 cm2 V−1 s−1 and 
on/off ratio >106) is on par with the highest performance of similar devices 
reported with high-temperature processes, and significantly higher than 
devices reported with low-temperature processes. The transfer and output 
characteristics of nanoribbon-based field-effect transistors under planar, 
tensile, and compressive bending and multiple bending cycles (100) show 
excellent mechanical stability of the devices as they retain performance. The 
device characteristics are also compared with the equivalent simulation data. 
The excellent response of nanoribbon-based FETs and the fabrication compat-
ibility with diverse flexible substrates makes the presented approach attrac-
tive for flexible electronics applications such as conformal tactile active matrix 
sensors for e-skin, where high performance is needed.
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1. Introduction
Recent progress in flexible electronics[1] has enabled advances 
in several emerging applications such as wearable electronics,[2] 
electronic skin,[3] epidermal electronics,[4] flexible display,[5] etc. 
Many of these applications require fast computation and com-
munication, which require performance at par with Si-based 
technology. The thin films of organic semiconductors,[6] 2D lay-
ered materials,[7] inorganic amorphous oxides,[8] etc., which have 
been widely explored in recent years lead to devices with modest 
performance as a result of their low mobility (1–10 cm2 V−1 s−1 
against ≈1000 cm2 V−1 s−1 by Si devices) and large device channel 
lengths (>20 µm), etc.[9] In this regards, the ultrathin chips[10,11] 
have partly helped to meet the performance requirements, even 
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excess of 250 °C, which are not suitable for direct deposition 
of dielectrics over flexible materials. Similar issue arises using 
PECVD along with additional problems such as plasma-induced 
damage, active layer degradation, high charge trapping, 
increased concentration of defects (dangling Si bonds), Ohmic 
contact degradation, etc.[20] In this regard, the ICP-CVD offers 
unique advantage as it allows high quality dielectrics (SiOx, SiNx 
etc.) at room temperature without any harmful effects.[21,22] SiNx 
is a widely explored gate dielectric material for III–V devices 
and oxide thin film transistors exhibiting good performance.[20]
Adv. Electron. Mater. 2020, 6, 1901023
Table 1. Si membranes or NR-based FETs with various reported gate dielectrics.
S. no. Dielectric Dielectric 
deposition  
temperature 
[°C]
Si Micro/nanostruc-
ture morphology
Source Channel dimensions Mobility  
[cm2 V−1 s−1]
On/off ratio Ref.
L [µm] W [µm] TSi [nm]
1 ≈2 µm SU-8 RT Sub-µm 〈111〉 ribbons Bulk 〈111〉 Si 100 10 115–130 360 (Lin.)
100 (Sat.)
≈103 15b
2 ≈15 nm SANDa) RT µs-Si SOI 250 100 300 680 >107 30
3 ≈90 nm Tg-SiO2 1100 Fully formed n-type 
MOSFETs
Custom SOI with 
〈111〉 base
20 150 ≈2000 ≈710 (Lin.)
≈600 (Sat.)
>106 17
4 200 nm a-SiO RT Sub-µm membranes SOI 1 2 × 20 200–300 423 31b
5 100 nm PECVD SiO2 250 Fully formed n-type NR 
MOSFETs
Custom SOI with 
〈111〉 base
10 40 ≈100 650 (Lin.)
530 (Sat.)
>105 18
6 100 nm RT ICP CVD SiN RT Nanoribbons–ribbon 
length (55 µm)
SOI 5 50 (5 × 10) 70 656 (Lin.) >106 This work
a)Self-assembled nanodielectrics.
Figure 1. Overview of the NRFET fabrication by transfer printing process with transition from high to room temperature steps. a) The previously 
reported works have majority of the fabrication steps requiring high temperature. b) The critical fabrication steps in this work are carried out at low 
temperature regime suitable for flexible electronics.
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Figure 2. a) Schematic 2D cross-sectional structure of the single NRFET. b) Schematic 3D illustration of the array of NRFETs on flexible substrate. 
Structural characterization of Si NRFETs at various fabrication stages. c) Si NRs definition and d) selective doping at source and drain regions. (e) 
Cross-section SEM image of suspended NRs array. f) Cross-section of single Si NR structure. g) Cross-section of Si NRs with SiNx dielectric. h) EDX 
spectrum of the SiNx dielectric film.
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Herein, we demonstrate the flexible Si NRs (5 µm (L) × 
50 µm (W) × 70 nm (T)) based FET (Figure 2a,b) developed 
over flexible PI substrates using a room temperature ICP-
CVD deposited SiNx (100 nm thickness) as the gate dielec-
tric. The SiNx dielectric film was observed to be very smooth 
(≈0.4 nm roughness), crack-free, and deposited with high 
stoichiometry (Si:N ratio). The low deposition temperature, 
appreciable dielectric constant (≈9), low interface traps, 
CMOS compatibility, combined with ICP-CVD process is 
highly beneficial for Si NRFETs, which operate with high 
ON/OFF ratio (>106), low leakage current, and high mobility 
(≈656 cm2 V−1 s−1) under multiple mechanical bending 
cycles. The NRFET device characteristics show that the low 
temperature SiNx dielectric film holds advantage compared 
to the SiOx and a-SiO deposited using other techniques. The 
RT ICP-CVD dielectric deposition process is compatible with 
flexible polymeric substrate could be key step forward for 
the development of high-performance large area flexible Si 
NRFETs.
2. Results and Discussion
Si NRFETs fabrication process involves four major steps: 1) 
chemical etching, 2) n+ doping of source and drain regions, 3) 
transfer printing, and 4) FETs fabrication. The detailed fabri-
cation processes are illustrated in Figure S1 of the Supporting 
Information. The schematic diagram of the obtained devices 
and the microscopy images of various stages of the development 
of flexible Si NRFET are shown in Figure 2, respectively. The 
selective wet etching of top Si layer results in well-defined Si 
NRs with uniform interspacing (Figure 2c). The channel region 
was protected from source and drain n+ spin-on-doping pro-
cess by the SiOx mask (Figure 2d). The devices have a channel 
length of 5 µm, gate overlap length of 5 µm, and the effective 
channel width of 50 µm (10 ribbons × 5 µm each). The BOx layer 
etching process led to the suspended Si NRs strongly anchored 
at both NR ends with the Si layer (Figure 2e). As observed in 
the cross-sectional image of Si NRs (Figure 2f), the etching pro-
cess produced smooth sidewalls without any undercut. The pro-
cess steps depicted through microscopy images in Figure 2c–e 
were carried out using a commercial SOI wafer resulted in 
suspended Si NRs array. The transfer printing is introduced at 
this stage and the remaining steps in the device fabrication are 
carried out at low temperature (Figure 1). The microstructure 
of RT ICP-CVD deposited SiNx dielectric thin film (thickness 
100 nm) over Si NR is shown in Figure 2g. The key factors that 
govern the effectiveness of any dielectric materials are internal 
stress, chemical composition, surface roughness, interfacial 
defects, etc. These factors are mostly influenced by their depo-
sition technique. Here, the dense dielectric film was found to 
be uniform across the NR thickness with good surface adhe-
sion. Typically, the tensile stress in dielectric films promotes 
cracking and compressive stress enhances its peeling. The 
microscopic observations (Figure 2g) show that these were 
found to be absent in the SiNx film. The stoichiometry of the 
SiNx analyzed using EDX measurement (Hitachi SU8240-EDX) 
(Figure 2h), shows strong peaks of Si and N with an estimated 
Si/N ratio ≈0.7, which is close to the stoichiometry of Si3N4. 
The weak oxygen signal could have raised from the ambient 
or surface adsorbed atoms. The good stoichiometry ratio of 
Si/N confirms the high quality of film deposited at the room 
temperature. This eliminates the issues with other deposition 
processes such as LPCVD and PECVD, which deteriorate the 
flexible substrates and the channel. For example, high energy 
plasma could affect both the PI substrate and the NRs surface, 
which eventually affects the device performance. Various stages 
of Si NRFETs fabrication are presented in Figures S2–S5 of the 
Supporting Information. Figure 3a shows the SEM image of 
an NRFET, comprising of ten nanoribbons as active channel, 
with the source (S), drain (D), and gate (G). Figure 3c shows 
the photograph of fabricated Si-NRFET array with RT deposited 
ICP-CVD SiN wrapped around a vial with radius of curvature 
7.5 mm. The devices were tested using Cascade Micro-tech 
Auto-guard probe station interfaced to an Agilent B1500A semi-
conductor device parameter analyzer. The fabricated device was 
tested for their flexibility and mechanical stability as illustrated 
in Figure 3d to observe the effect of bending stress. For this pur-
pose, the device arrays were placed on to 3D printed convex and 
concave structures both with radius of curvature of 40 mm. In 
convex bending, the device comes under tensile stress whereas 
its experience compressive stress comes in the case of concave 
bending. The transfer and the output characteristics of the tran-
sistor are shown in Figure 4a,b, respectively. The mechanical 
bending and the resulting strain are known to affect the band 
structure of the material, which affects the effective mass and 
hence the mobility of the charge carriers.[10,23] Analytical equa-
tions relating the stress with the mobility and drain current can 
be used to model these variations[10,24]
1stress oµ µ σ( )= ± Πµ( )  (1)
where µ0, µstress, Πµ, and σ are the mobility under normal 
condition and stressed condition, piezoresistive coefficient, 
and the stress, respectively. Since the NRFET are fabricated as 
n-channel device, the resistance decreases with tensile bending 
as it leads to overall increase in the current. Conversely, the 
compressive strain leads to decrease in the drain current. This 
is reflected both in the transfer characteristics and the output 
characteristics. Table 2 indicates a summary of the main param-
eters calculated using the electrical characterization of the fab-
ricated NRFET under planar and bent conditions. The effective 
surface mobility µeff was calculated by using following equation
L
W
g
C V V
eff
d
ox GS th
µ ( )= −  (2)
where L and W refer to the channel length and the effective 
width of the NRFET, gd is the drain conductance, Cox is the 
oxide capacitance, VGS is the gate source voltage, and Vth is the 
threshold voltage. Since the NR is 70 nm thick, the thickness 
was considered negligible and the effective width was consid-
ered as 50 µm (10 ribbons × 5 µm each). The threshold voltage 
(extracted from linear extrapolation method[25]) is −0.87 V, 
which may not be suitable for CMOS digital application 
because of the high current at VGS of 0 V. However, this could 
Adv. Electron. Mater. 2020, 6, 1901023
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be tuned by channel ion implantation or by optimizing the 
work function of the gate metal to push the threshold voltage 
toward enhancement mode operation. The drain conductance 
is given by the equation
g
I
V
V| constantd
D
DS
GS=
∂
∂
=  (3)
Based on the obtained output characteristics, the drain con-
ductance at tensile, planar, and compressive conditions were 
estimated by numerically differentiating the drain current with 
reference to the drain-source voltage and their values were 42.72, 
41.28, and 40.08 µS µm−1, respectively. Peak transconductance 
(gm) of the NRFET was calculated under planar and bending con-
ditions, by numerically differentiating the values extracted from 
ID–VGS data, using a Matlab according to the following equation
g
I
V
V| constantm
D
GS
DS=
∂
∂
=  (4)
The estimated effective surface mobility for the three con-
ditions, tensor, planar, and compressive were 679, 656, and 
637 cm2 V−1 s−1, respectively.
The performance of NRFETs is compared in Table 1 with 
previous works based on Si-membrane/ribbon-based devices 
with best reported performances for various dielectric mate-
rials. In this regard, NRFETs with ultraviolet (UV) curing and 
spin-coating of SU8-5 have been explored in past as the gate 
dielectric.[15,26] Spin-coating leads to nonuniform films com-
pared to other conventional processes such as CVD, thermal 
oxidation or ALD.[27] The devices using SU-8 based dielectric 
showed ≈360 cm2 V−1 s−1 maximum linear-regime electron 
mobilities (µe-lin) and the on-to-off (Ion/Ioff) ratio in the order 
of 104.[15,26] Other low-temperature gate dielectric deposition 
is the PECVD-based silicon oxide (PEO), which resulted in 
µe-lin ≈ 650 cm2 V−1 s−1 and Ion/Ioff of 106.[18,28] However, 250 
°C, at which the PEO was deposited, is suitable only for high 
heat-resistant polymers such as polyimide (PI).[29] The highest 
mobility (≈710 cm2 V−1 s−1) with Si NSs has been achieved with 
Adv. Electron. Mater. 2020, 6, 1901023
Figure 3. a) SEM image of a representative NRFET with the source (S), drain (D), and gate (G) electrodes labeled in it comprising of ten nanoribbons 
as active layer. b) Optical microscopy image of NRFETs array transferred on PI substrate. c) Photograph of flexible NRFETs on PI substrate wrapped 
on a curved surface. d) Illustration of electromechanical characterization of the fabricated NRFET with bending.
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thermally grown SiO2 as dielectric, where instead of mem-
branes or ribbons, the process has been modified to transfer 
print fully fabricated FETs to destination substrate.[17,18] The 
comparison with previous reports (Table 1) shows that the 
characteristics of the device with room-temperature processed 
dielectrics are not at par with the high temperature deposited 
dielectrics.
The saturation mobility (µsat) of the presented device obtained 
from its output characteristics under planar condition is 
612 cm2 V−1 s−1 while it was 632 and 594 cm2 V−1 s−1 with convex 
Table 2. Various parameters related to NRFET characteristics.
Parameters Tensile strain Planar Compressive strain
Bending radius of curvature RC 40 mm (convex) – 40 mm (concave)
Effective mobility (experimental) µeff 679 cm2 V−1 s−1 656 cm2 V−1 s−1 637 cm2 V−1 s−1
Saturation mobility (experimental) µsat 632 cm2 V−1 s−1 612 cm2 V−1 s−1 594 cm2 V−1 s−1
Saturation current (ID-sat) at VDS = VGS = 4 V 96.24 µA µm−1 93.67 µA µm−1 90.86 µA µm−1
Drain conductance (gd) 42.72 µS µm−1 41.28 µS µm−1 40.08 µS µm−1
Transconductance (gm) 1.129 µS µm−1 1.093 µS µm−1 1.058 µS µm−1
Gate delay 1.49 ns 1.54 ns 1.59 ns
Figure 4. a) Transfer characteristics (experimental (line) versus model (dashed) simulations) and b) output characteristics of the NRFET at planar, 
tensile, and compressive bending conditions (Rc = 40 mm). c) Variation of the drain current at planar condition after cycles of compressive and tensile 
bending at VDS = VGS = 4 V. d) Gate dielectric leakage current Vs gate voltage after subjecting it to cyclic bending. e) Breakdown voltage characteristics 
of four randomly chosen devices after subjecting to cyclic bending of 100 cycles.
www.advancedsciencenews.com
www.advelectronicmat.de
© 2020 The Authors. Published by WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim1901023 (7 of 8)Adv. Electron. Mater. 2020, 6, 1901023
(tensile) and concave (compressive) strain tests, respectively. 
The saturation currents (at VDS = VGS = 4 V) were 96.24, 93.67, 
and 90.86 µA µm−1 for tensile, planar, and compressive condi-
tions, respectively. The on-to-off current ratio for the device was 
4.4 × 106 or 6.644 decades. This is slightly lower than the pre-
viously reported value employing SAND dielectric (15 nm).[30] 
Further improvement could be achieved by using a thinner SiNx 
dielectric. At the subthreshold regime, the subthreshold swing 
(SS) was extracted from the logarithmic transfer characteristics 
by numerical differentiation based on the equation
I V
SS
1
log /D GS( )= ∂ ∂  
(5)
The subthreshold slope was found to be 182 mV per decade. 
This value is significantly higher than previously reported 
a-SiO while the SAND dielectric has better subthreshold per-
formance.[30,31] This could be further enhanced by reducing the 
thickness of the gate dielectric, thereby the gate can have a better 
control on the channel. The approximate gate delay for a typical 
CMOS application assuming a fanout (fn) of 2 and symmetric 
balanced CMOS (i.e., µeff, L, and W of n-MOS and p-MOSFET) 
was indirectly calculated from the below equation[32]
L
V
V V
12 fn
GD
eff
Min
2 DD
DD th
2τ µ ( )= −  (6)
The calculated gate delays were 1.49, 1.54, and 1.59 ns for 
tensile, planar, and compressive conditions, which imply 
≈650 MHz operation assuming VDD of 4 V. This can be further 
improved by reducing the gate length and improving the oper-
ating voltage (engineering the capacitance and the threshold 
voltage). The cyclic bending impact on the performance of the 
device was also evaluated.
The peak values of the drain current (at VDS = VGS = 4 V) 
were obtained under planar condition after every 10 cycles 
of compressive and tensile bending (Rc = 40 mm). A total of 
100 bending cycles were performed and the result is shown in 
Figure 4c. It can be observed that the device performance in 
terms of the drain current remains unchanged even after 100 
bending cycles with negligible variation in the gate leakage cur-
rent (less than 1%). The maximum gate leakage current density 
was ≈10−7 A cm−2 at 4 V. In order to evaluate the gate break-
down voltage after applying cyclic bending test of 100 cycles, 
four randomly chosen NRFET devices were characterized 
and the results are shown in Figure 4e. The breakdown field 
strength of the dielectric was >2.2 MV cm−1, which is excellent 
for a room temperature deposited gate dielectric.
3. Conclusions
This paper presented the silicon nanoribbon-based FETs with 
room temperature deposited SiNx gate dielectric on flexible 
substrate and exhibiting excellent performance (mobility ≈656 
cm2 V−1 s−1 and On/Off ratio >106), which is at par with highest 
performing devices reported thus far. The mechanical flexi-
bility, robustness, and stability were investigated by performing 
tensile and compressive cyclic bending measurements. The 
room temperature ICP process adopted here for the deposition 
of high-quality dielectric (SiNx) of thickness 100 nm leads to 
enhanced device performance. This is evident from the distinc-
tive enhanced performance of developed device in comparison 
with other devices based on RT deposited dielectric materials. 
The RT process used in this paper is combatable with low 
temperature polymer materials, which means the NRFETs on 
various flexible substrates can be used as building blocks for 
applications requiring high-performance flexible electronics 
such as conformal tactile active matrix sensors for e-skin.
4. Experimental Section
Si NRFETs have been realized using commercial SOI wafers, which 
consist of 70 nm top Si (100) layer over 2 µm of buried oxide, supported 
by 600 µm bulk Si (Figure S1, Supporting Information). The diced 
wafer samples were cleaned using acetone, iso-propyl alcohol (IPA) 
and deionized (DI) water to remove the surface contaminants. Si NRs 
(5 µm (W) x 60 µm (L)) were defined by employing spin-coated S1805 
photoresist (4000 rpm for 30 s), followed by soft baking at 115 °C for 
60 s (Figure S1a–d, Supporting Information). The samples were exposed 
to UV source (Suss MicroTec-MA6) for 4 s and subsequently the NRs 
patterns were developed by using MF 319. The etching of UV exposed 
Si regions, using solution of nitric acid, ammonium fluoride, and DI 
water for an optimized 120 s, resulted in the array of NRs attached with 
Box (Figure S1d, Supporting Information). The unexposed photoresist 
was removed using acetone and IPA. The selective source–drain doping 
(Figure S1e–h, Supporting Information) of NRs was carried out using 
150 nm thick SiOx mask layer deposited using PECVD (Figure S1e, 
Supporting Information). The source and drain regions of NRFET 
were defined over SiOx mask layer by spin-coating photoresist (S1805, 
4000 rpm) followed by UV exposure (3 s) (Figure S1f, Supporting 
Information). The exposed SiOx mask areas were etched by reactive 
ion etching using a combination of CH3/Ar gas sources (Figure S1g, 
Supporting Information). The high temperature selective doping of 
source/drain regions was carried out in a resistive heating tubular 
furnace system under inert N2 gas ambience. The spin-on doping 
of phosphorus (P509, Filmtronics, USA) was carried out at 950 °C 
selectively on source/drain areas. This step could be avoided by using 
a doped wafer and this could lead to NEFRTs will all RT fabrication 
steps. Further, the SiOx dopant diffusion barrier layer was removed 
using buffered oxide etchant (BOE-5:1). At this stage, the Si NRs with 
defined source/drain regions were firmly attached with the bottom 
BOx layer (Figure S1h, Supporting Information). A wet etching step 
using HF acid leads to the releasing of NRs from the bulk wafer with 
anchoring points at both ends (Figure S1i, Supporting Information). 
The doped NR arrays were then transferred to polyimide foils using 
an intermediate PDMS stamp (Figure S1j, Supporting Information). 
A thin PDMS stamp (Sylgard 184 with 10:1 ratio of base and curing 
agent) of ≈2 mm thickness was prepared by casting and curing on a 
bare Si wafer. The PDMS stamp with a gentle pressure (≈50 kPa) over 
the suspended NR array aided the transfer printing over designated 
polyimide foils. The transfer of NRs over PI substrates was enhanced by 
adhesion promoter, VM652, followed by wet etching of the PDMS stamp 
(1 wt% of tetrabutylammonium fluoride in propylene glycolmethyl ether 
acetate)[33] (Figure S1l, Supporting Information). The process ensured 
that the integrity of as fabricated NRs was preserved during transfer 
printing over PI foils. Further, the gate dielectric film, SiNx (100 nm), 
was deposited over NRs using RT ICP-CVD system[22] (Figure S1m, 
Supporting Information). The optimized SiNx recipe consisted of SiH4/
N2 flow rate 7/6 sccm, ICP source RF power of 100 W; chamber pressure 
of 7 mTorr. The source and drain regions were selectively patterned by 
dry etching of SiNx. The metal contacts (Ti (10 nm)/Au (90 nm)) for 
gate, source, and drain were deposited using e-beam evaporation tool 
(Figure S1p, Supporting Information).
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